


FIG. 2A







FIG. 2C



101	102	103	104	105	_
Bus 73 Request	Global RC State	Xbar 70 Resp to Req	Xbar 70 Req to Home	Xbar 70 Req to Sharers	
	Invalid	GO Excl		. –	
LCR	Shared Miss	GO		_	
	Dirty Miss	WAIT	_		
	Mod Miss	WAIT Excl	_		
	Invalid	WAIT	LCR		
	Shared Miss	WAIT	LCR	400	FA
	Shared Hit	GO	_	_	
	Shared Both	GO	_	-	
RCR	Dirty Miss	WAIT	_		
A NON	Dirty Hit	60	_		
	Dirty Both	GO	-	_	
Ý.	Dirty Mod	GO	_		
	Mod Miss	WAIT	_	_	
	Mod Hit	GO Excl	-		

FIG. 4A

106	107 	108	
Xbar 70 Req to Owner	Next Global RC State	RC Allocate and/or Rollout	Comments
_	n/c	NO	Line is Home
-	n/c	NO	Clean shared
RCR	Shared Miss	NO	Wash dirty to clean
RCRI	Invalid	NO	Line owned by another send the line Home
	Shared ⊸Hit	YES	Home to shared
-	Shared Both	YES	Add req to sharing lis
_	n/c	NO	Read hit
_	n/c	NO	Read hit
RCR	Dirty Both	YES	Add reg to sharing lis
· —	n/c	NO	Read hit
-	n/c	NO	Read hit
-	n/c	NO	Read hit
RCR	Dirty Hit	YES	Add req to sharing lis
	n/c	NO	Allow L2 cache to be E state

FIG. 4B

十

		B		
	Invalid	60	_	_
109	Shared Miss	GO inv=n	-	n*RCI
LCRI	Dirty Miss	WAIT inv=n	-	n*RCI
	Mod Miss	WAIT	_	_
,	Invalid	WAIT	LCRI	_
	Shared Miss	WAIT inv=n	LCRI	n*RCI
	Shared Hit	60 inv=1	LCI	-
	Shared Both	GO inv=n+1	LCI	n*RCI
nent	Dirty Miss	WAIT inv=n	-	n*RCI
RCRI	Dirty Hit	60 inv=1	_	-
	Dirty Both	60 inv=n+1		n*RCI
	Dirty Mod	GO inv=n	-	n*RCI
	Mod Miss	WAIT		-
,	Mod Hit	60	-	_

FIG. 4C

			C	
		n/c	NO	Already home
_		Invalid	NO	Shared to home
RCR	I	Invalid	NO	Send the line home
RCR	Ι.	Invalid	NO	Send the line home
-	,	Mod Hit	YES	Line was home
_		Mod Hit	YES	Line was shared
_		Mod Hit	NO	Line was shared
		Mod Hit	NO	Line was shared
RCF	RI	Mod Hit	YES	Line was dirty, owner replies
RCI		Mod Hit	NO	Use own shared copy
RC1		Mod Hit	· NO	Use own shared copy
	-	Mod Hit	NO	Use own modified copy
RCI	RI	Mod Hit	YES	Owner returns line
-	_	n/c	NO	Already modified exclusively

FIG. 4D

Bus 73 Request	Global RC State	Xbar 70 Resp to Req	Xbar 70 Reg to Home	Xbar 70 Req to Sharers
	Invalid	60	-	-
LUR	Shared Miss	60	_	-
	Dirty Miss	Wait	_	-
	Mod Miss	Wait	_	_
	Invalid	Wait	LUR	_
	Shared Miss	Wait	LUR	_
	Shared Hit	60	_	_
	Shared Both	Both		
RUR	Dirty Miss	WAIT		-
10	Dirty Hit "	oirty on		-
	Dirty Both	60	_	_
	Dirty Mod	GO		-
	Mod Miss	WAIT	-	_
	Mod Hit	60	_	

FIG. 5A

Xbar 70 Reg to Owner	Next Global RC State	RC Allocate and/or Rollout	Comments
-	n/c	NO	
-	n/c	NO	
RUR	n/c	. NO	
RUR	n/c	NO	
_	n/c	NO	
•••	n/c	NO	
-	n/c	NO	
_	n/c	NO	
RUR	n/c	NO	·
<u>-</u>	n/c	NO	
-	n/c	NO	
_	n/c	NO	
RUR	n/c	NO	
_	n/c	NO	

FIG. 5B

· ·		·				·	·····						
Comments					Get it from Home, then send it back	Get it from Home, then send it back	Upgrade from Shared to Mod	Upgrade from Shared to Mod	Get it from Owner, then send it Home	Upgrade from Dirty to Mod	Upgrade from Dirty to Mod	Upgrade from Dirty to Mod	Get it from Owner, then send it Home
RC Allocate and/or Rollout	NO N	ON.	ON O	ON.	ON.	NO NO	0N	NO	N0	N0	N0	N0	0N
Next 61obal RC State	ɔ/u	Invalid	Inval id	Invalid	n/c	Invalid	Mod Hit	Mod Hit	Invalid	Mod Hit	Mod Hit	Mod Hit	Invalid
Xbar 70 Reg to Owner	l	-	RCRI	RCRI	1	ı	ı	1	RCRI	RCI	RCI	ı	RCRI
Xbar 70 Req to Sharers	1	n*RCI	n*RCI	I	1	n*RCI	ı	n*RCI	n*RCI	I	n*RCI	n*RCI	ı
Xbar 70 Req to Home	i	ı	.	I	LRMW	LRMW	LCI	IDT	LWB		1	ı	LWB
Xbar 70 Resp to Req	09	60 inv=n	WAIT inv=n	WAIT	MDAT	WDAT inv=n	60 inv=1	60 inv=n+1	WDAT inv=n	60 inv=1	60 inv=n+1	60 inv=n	WDAT
Global RC State	Invalid	Shared Miss	Dirty Miss	Mod Miss	Invalid	Shared Miss	Shared Hit	Shared Both	Dirty Miss	Dirty Hit	Dirty Both	Dirty Mod	Mod Miss
Bus 73 Request	1	3	(partial)	1812					RUW	(partial)			÷ ::

FIG. 6A

	·					-								,	
FIG. 6B	Ready as is	Already Home	Invalidate Sharers	Invalidate Mod line at Owner and Sharers	Invalidate Mod line at Owner	Write to Home	Invalidate owner and Write to Home	Invalidate Home and up- grade voir S to M	Invalidate Home and other RC's upgrade your S to M	Invalidate all RC's and Write to Home	Invalidate owner's RC and upgrade your S to M	Invalidate all other RC's and upgrade your S to M	Invalidate other RC's and update own RC	Invalidate owner and write to Home	Update own RC
	0N	NO	NO.	NO NO	ON ON	NO NO	NO	NO	NO NO	ON	ON ON	NO NO	ON N	NO NO	NO
	n/c	n/c	Invalid	Invalid	Invalid	n/c	Invalid	Mod Hit	Mod	Invalid	Mod Hit	Mod Hit	Mod Hit	Invalid	n/c
	1	1		RCI	RCI			i		RCI	RCI	RCI	ı	RCI	ì
	1	1	n*RCI	n*RCI	ı	1	n*RCI	i	n*RCI	n*RCI		n*RCI	n*RCI	ı	ł
	1	I	1	ı	ł	LUW	LUW	LCI	LCI	LWB	ı	I	1	LWB	-
	09	09	60 inv=n	60nP7 inv=n+1	60nP7 inv=1	WTGT inv=1	WTGT inv=n+1	60 inv=1	60 inv=n+1	WTGT inv=n+1	60 inv=1	60 inv=n+1	G0 inv=n	WTGT inv=1	09
	Mod Hit	Invalid	Shared Miss	Dirty Miss	Mod Miss	Invalid	Shared Miss	Shared Hit		Dirty Miss		Dirty Both		S	Mod Hit
			LUW	line)		: es () ()				RUW (fill1	line)				

Bus 73	Xbar 70	Xbar 70	Xbar 70	
Request	Resp to	Red to	Req to	Comments
	Req	Target	Others	
MMR	MAIT	MMR	ı	Remote MMIO or CSR
MMM	WTGT inv=1	MWM	-	Remote MMIO or CSR
INTR	WTGT inv=1	INTR	-	Remote interrupt
TLBP	TLBR inv=all-1	TLBP	TLBP	Purge TLB to all in
SYNC bit has been set	ı	SYNC W/o ttrid	SYNC w/o ttrid	SYNC to all inpartition clear SYNC bit
any request with abort	ı	1	1	Any request that is aborted will be ignored

F16. 7

_				X	,			
	Xbar 70 Req to Sharers	1	ı	1	4	CI to new owner	CI to new owner	ı
	Xbar 70 Req to Instig,	RCI	RCI	RCI .	RCI	RCI	RCI	RCRI
	Xbar 70 Req to Home	CI	CI		l	ı	ı	LWB
	Global RC State of Y	Shared Hit	Shared Both	Dirty Hit	Dirty Both	Dirty Mod (>1 sharer)	Dirty Mod (1 sharer)	Mod
	Bus 73 Request			request	of line X instigate	s RC rollout of line Y		

Comments	Invalidate only read copy.	Another read copy still exists.	Invalidate only read copy of dirty line-only owner still exists.	Requester's shared copy is invalidated, line remains dirty.	Another sharer exists after upgrading a sharer to an owner-choose new owner,	Upgrade only sharer to be new owner,	Only copy is modified - line is written home.
Next Global RC State of Y	Invalid	Shared Miss	Mod Miss	Dirty Miss	Dirty Miss	Mod Miss	Invalid
Xbar 70 Req to Owner	Į	l	· IO	CI	ı	. 1	ı
		!					

FIG. 8B

				17.	/20		· · · · · · · · · · · · · · · · · · ·			7
Q/A	Ø	Q	А	A	Œ	Ø	А	Ø	Ø	
Description	request for a local uncached read (either partial or full)	request for a local uncached write (either partial or full)	reply to Control agent 66 that validates speculative access with bus 76	reply to Control agent 66 that validates speculative access without bus 76	request for a cached read to a local address	request to Control agent 66 for a cached read-modify-write	reply to Control agent 66 canceling speculative access, Data Crossbar 72 completion	request for a cached read-invalidate to a local address	LCRI request where all BE are zero, an invalidate	
Code	00100	00101	00110	00111	01000	01001	01011	01100	01100	
Mnemonic	LUR	LUW	09	60nP7	LCR	LRMW	WAIT	LCRI	LCI	

F16.9A

1	8	1	2	0
L	o	,	<u>_</u>	U

1	Γ									۱٦
	Ø	A	Ø	∀	A	A	O	Ø	Ø	
	request to Control agent 66 for full local line cached Writeback	reply to Control agent 66 that cancels the request and posts an error	request to Control agent 66 that synchronizes the microsecond clock	reply to Control agent 66 that cancels the request, it must be retried	reply to Control agent 66 for a partial write request, returns target info	reply to Control agent 66 for a full line write request, returns target info	request for a remote uncached read (either partial or full line)	request to crossbar 70 for remote uncached write (partial or full)	request for a memory-mapped read	
	01101	01111	10000	10001	10010	10011	10100	10101	10110	
	LWB	ERR	SYNC	RTRY	WDAT	WTGT	RUR	RUW	MMR	

FIG. 9B

		,	
MMM	10111	request for a memory-mapped write	Ö
RCR	11000	request for a cached read to a remote address	Ø
IJ	11010	request to Control agent 66 to collect invalidate acknowledges	0
INTR	11011	request to forward an interrupt to the target quad	O
RCRI	11100	request for a cached read-invalidate to a remote address	Ø
RCI	11100	RCRI request where all BE are zero, an invalidate	Ø
TLBP	11101	request for a TLB purge, only one active at a time	O
TLBR	11110	reply to a prior TLBP request, only one active at a time	A
ABRT	11111	request started by Control agent 66 is aborted, ignore 1st half-transfer	Ø

F1G. 90






FIG. 10